|
1
|
|
|
|
Why 10GHz CPUs Are Impossible (Probably)
|
|
|
17 listeners
|
|
2
|
|
|
|
Moore's Law
|
|
|
9 listeners
|
|
3
|
|
|
|
Dennard Scaling
|
|
|
8 listeners
|
|
4
|
|
|
|
How CPU Branch Prediction Works
|
|
|
5 listeners
|
|
5
|
|
|
|
Increasing Clock Frequency
|
|
|
5 listeners
|
|
6
|
|
|
|
Introduction
|
|
|
3 listeners
|
|
7
|
|
|
|
Wprowadzenie
|
|
|
3 listeners
|
|
8
|
|
|
|
Dlaczego potrzebujemy przewidywania rozgałęzień?
|
|
|
2 listeners
|
|
9
|
|
|
|
How Cache Works Inside a CPU
|
|
|
2 listeners
|
|
10
|
|
|
|
Page Tables and MMU: How Virtual Memory Actually Works Behind the Scenes (Animation)
|
|
|
2 listeners
|
|
11
|
|
|
|
Other Direct Memory Access Issues
|
|
|
2 listeners
|
|
12
|
|
|
|
What is Virtual Memory
|
|
|
2 listeners
|
|
13
|
|
|
|
Prawo Moore'a
|
|
|
2 listeners
|
|
14
|
|
|
|
Skalowanie Dennarda
|
|
|
2 listeners
|
|
15
|
|
|
|
Zwiększanie częstotliwości taktowania
|
|
|
2 listeners
|
|
16
|
|
|
|
Lei de Moore
|
|
|
2 listeners
|
|
17
|
|
|
|
Escalonamento de Dennard
|
|
|
2 listeners
|
|
18
|
|
|
|
Aumentando a Frequência do Clock
|
|
|
2 listeners
|
|
19
|
|
|
|
CPU Architecture Explained
|
|
|
2 listeners
|
|
20
|
|
|
|
Virtual Memory Explained (including Paging)
|
|
|
2 listeners
|
|
21
|
|
|
|
Processor Internal Components
|
|
|
2 listeners
|
|
22
|
|
|
|
Stages of the Instruction Cycle
|
|
|
2 listeners
|
|
23
|
|
|
|
Obszary pamięci urządzenia z mapowaniem pamięci
|
|
|
2 listeners
|
|
24
|
|
|
|
Jak programy użytkownika komunikują się z urządzeniami
|
|
|
2 listeners
|
|
25
|
|
|
|
Zatrzymanie potoku
|
|
|
2 listeners
|
|
26
|
|
|
|
Jednostka przewidywania rozgałęzień
|
|
|
2 listeners
|
|
27
|
|
|
|
Stary dobry potok Pentium 4
|
|
|
2 listeners
|
|
28
|
|
|
|
Od algorytmów statycznych do dynamicznych
|
|
|
2 listeners
|
|
29
|
|
|
|
Altri problemi di accesso diretto alla memoria (DMA)
|
|
|
1 listener
|
|
30
|
|
|
|
Cos'è la memoria virtuale
|
|
|
1 listener
|
|
31
|
|
|
|
The SuperScalar Processor Design
|
|
|
1 listener
|
|
32
|
|
|
|
Visão geral do ciclo de instrução e ISAs
|
|
|
1 listener
|
|
33
|
|
|
|
Componentes internos do processador
|
|
|
1 listener
|
|
34
|
|
|
|
Wprowadzenie do dostępu do pamięci podręcznej
|
|
|
1 listener
|
|
35
|
|
|
|
Fizycznie indeksowana i fizycznie oznaczona pamięć podręczna (PIPT)
|
|
|
1 listener
|
|
36
|
|
|
|
How Peripheral Devices Transfer Data to RAM
|
|
|
1 listener
|
|
37
|
|
|
|
Basic functions of Vectors
|
|
|
1 listener
|
|
38
|
|
|
|
Vector memory management
|
|
|
1 listener
|
|
39
|
|
|
|
Introduzione
|
|
|
1 listener
|
|
40
|
|
|
|
Cos'è il paging
|
|
|
1 listener
|
|
41
|
|
|
|
Processor Pipeline Hazards
|
|
|
1 listener
|
|
42
|
|
|
|
Program Instruction Order Constraint
|
|
|
1 listener
|
|
43
|
|
|
|
Register Renaming
|
|
|
1 listener
|
|
44
|
|
|
|
The Reservation Station
|
|
|
1 listener
|
|
45
|
|
|
|
The Dispatcher
|
|
|
1 listener
|
|
46
|
|
|
|
The Reorder Buffer (ROB)
|
|
|
1 listener
|
|
47
|
|
|
|
The Common Data Bus (Data Forwarding)
|
|
|
1 listener
|
|
48
|
|
|
|
How Out-of-Order Execution Works
|
|
|
1 listener
|
|
49
|
|
|
|
Mooresches Gesetz
|
|
|
1 listener
|
|
50
|
|
|
|
Erhöhung der Taktfrequenz
|
|
|
1 listener
|
